. This is due to thermal effects being technologies are limiting system performance [1] . 3D-dominant in IX, and 3D packaging effects being SOI technology utilizes the vertical dimension and is a dominant in 3X and 6X. From Fig. 2a , drive current is promising solution to this problem. In this 0.18pim lowest on C when thermal effects are dominant. Since technology, three Fully-Depleted (FD) SOI wafers are the oscillators are nominally the same on all tiers, lower bonded together and integrated using through-wafer vias drive current translates to lower oscillation frequency. [2] . The wafers are named TierA (A), TierB (B) , and Thermal effects are dominant in IX as they have a TierC (C), with A closest to the 675pm thick substrate. smaller area over which to dissipate heat. For 3X and Fig. 1 shows the wafer stack.
6X, heat dissipation is efficient enough that 3D However, 3D-SOI technology has challenging issues. packaging effects become dominant. From Fig. 2b , A Fig. 2a shows transistor performance degradation due to has the lowest current when 3D packaging effects are thermal-induced mobility reduction. Fig.2b shows diode dominant. Hence, A has the lowest oscillation frequency performance degradation due to 3D packaging and for 3X and 6X. parasitic resistive effects. These effects on circuit For Fig. 6 The different observed dominant effects are validated chamber, and the temperature dependence of gate using simulations . Experimental oscillation resistance is calibrated. The test chip is then placed in frequencies vary as predicted by "Thermal Effect only" ambient, and heat sources are used to control the DUT for IX and "Parasitic Effect only" for 3X. Considering temperature. Changes in gate resistance are measured to both effects as in "Electro-Thermal Simulation" gives determine temperature [3] .
the best match to actual circuit performance for all cases. The thermal time constant for self-heating can be Note that Fig. 2a is due to mobility degradation. As determined by the AC output conductance technique [4] . transistors approach the ballistic transport regime, drive Device noise is quantified by asymmetric ring current increases with temperature. In that case, A is oscillators (RO) [5] with channel lengths of 0.18ptm expected to always have the worst performance, as both (1X), 0.54pim (3X), and 1.08pim (6X).
thermal and packaging effects work against it. Thermal Model and Electro-Thermal Simulations:
Device Noise: Device noise is quantified using the An experimentally-verified, physically-based thermal same ring oscillators [5] . Delta Phase Noise (DPN Fig. 7 ) model valid for all operating conditions is developed is the difference between measured phase noise and the (Fig. 3 , Thl. 1). Thermal resistance is normalized to total minimum achievable phase noise. This metric channel area [4] . The thermal model is compared to compensates for differences in power consumption and measurements for different operating conditions (Fig. 4) . oscillation frequency of different oscillators, and is a Electro-thermal simulations were performed to predict figure of merit for device noise [6, 7] . Lower DPN the oscillation frequencies of ROs implemented on means better device noise performance. Device noise different tiers. For the first set of experiments, only one improved by 13.7dB going from IX devices to 3X oscillator is turned on at any one time. Fig. 5 shows devices. Further increase of channel length does not measured oscillation frequencies and simulation results. improve noise performance, which is consistent with a For the second set of experiments, all oscillators are comparable 0. 18 Im bulk CMOS process [5] . turned on at the same time. Measurements and For 3X, device noise performance is best on A and simulation results are plotted in Fig. 6 . In Fig. 5-6 , worst on C. This is consistent with having a temperature "Parasitic Effect only" is when temperature is set to gradient between tiers. From measurements, temperature 25°C for all tiers. "Thermal Effect only" is for parasitic is lowest on A and highest on C. For long channel resistances set to zero.
devices, this translates to the best device noise Discussion of Electro-Thermal results: Examining performance on A and worst on C. Fig. 5 , C has the lowest oscillation frequency for IX, The reverse is true for IX: device noise performance is and A has the lowest oscillation frequency for 3X and best on C and worst on A, even though C is the hottest. 
